System Speed and Reliability Co Design Engineer Jobs in Santa Clara - Hiro
Browse 50+ System Speed and Reliability Co Design Engineer in Santa Clara roles from companies hiring right now. Updated daily as new jobs land on Hiro. Salaries range from $0K to $0K based on listed pay.
50 System Speed and Reliability Co Design Engineer roles in Santa Clara
Sorted by most recently posted.
Senior Staff Software Engineer-PHY layer concepts (e.g., SERDES, USB, PCIe, Ethernet) / Validation Infrastructure
Marvell · Santa Clara, CA
Senior Staff Software/Firmware Engineer-RISC-V validation backbone - spanning MCU integration, firmware, and automation
Marvell · Santa Clara, CA
Staff Software Engineer - Central IP Team pre-silicon and post-silicon API support across multiple BU projects
Marvell · Santa Clara, CA
Senior Staff Software Engineer - Central IP applications team /ownership of pre-silicon and post-silicon API support
Marvell · Santa Clara, CA
Senior Staff Optical Engineer
Marvell · Santa Clara, CA
Senior Staff Design Verification Engineer - Memory Sub-System (DDR/LPDDR/HBM )
Marvell · Santa Clara, CA
Senior Engineering Insights Analyst - Power BI / SQL / Databricks / Semiconductor Industry
Marvell · Santa Clara, CA
Sr. Principal Engineer, Advanced Packaging
Marvell · Santa Clara, CA
Staff Hardware Engineer, Optics
Marvell · Santa Clara, CA
Principal Engineer, Analog IC Design
Marvell · Santa Clara, CA
Principal Physical Design/Implementation Engineer
Marvell · Santa Clara, CA
Principal, Emulation Engineer
Marvell · Santa Clara, CA
Principal Board Product Engineer
Marvell · Santa Clara, CA
Design Verification Engineer, Staff
Marvell · Santa Clara, CA
Principal Test Development Engineer (ATE)
Marvell · Santa Clara, CA
Principal Test Development Engineer (ATE)
Marvell · Santa Clara, CA
Machine Learning Engineer, Apple Search & Knowledge Platforms
Apple · Santa Clara, CA
Senior Silicon Systems Engineer
Nvidia · Santa Clara, CA
Post-Silicon Validation and Methodology Engineer
Nvidia · Santa Clara, CA
System Speed and Reliability Co-Design Engineer
Nvidia · Santa Clara, CA
HSIO Functional and Power Management Engineer
Nvidia · Santa Clara, CA
Senior Power and Performance Engineer
Nvidia · Santa Clara, CA
Principal Engineer, CUDA UMD - GPU Kernel Scheduling
Nvidia · Santa Clara, CA
CPU DFT Verification Engineer
Apple · Santa Clara, CA
Lead, Engineering Platform Strategy and Governance
Agilent · CA Santa Clara
Lead, SDLC Security Engineering
Agilent · CA Santa Clara
Lead, AI Engineering & SDLC Automation
Agilent · CA Santa Clara
Senior Technical Program Manager, Data Center - Engineering Operations
Nvidia · Santa Clara, CA
System Software Engineer, Distributed Systems
Nvidia · Santa Clara, CA
Manager, Chief Engineer, NA
Vantagedc · Santa Clara, CA
Director, Engineering Operations and Site Reliability Engineering - Datacenter Server Systems
Nvidia · Santa Clara, CA
Director, Engineering Operations and Site Reliability Engineering - Datacenter Server Systems
Nvidia · Santa Clara, CA
ASIC Physical Design and Timing Engineer - New College Grad 2026
Nvidia · Santa Clara, CA
Senior Software Engineer - Autonomous Vehicle Replay Systems
Nvidia · Santa Clara, CA
Principal Software Engineer, At-Scale Reliability and Fleet Intelligence - CSP Engagements
Nvidia · Santa Clara, CA
Senior ASIC Design Engineer - Agentic AI
Nvidia · Santa Clara, CA
Senior Memory Subsystem Firmware Engineer
Nvidia · Santa Clara, CA
Principal Software Engineer, GPU Firmware and GPU System Software - CSP Engagements
Nvidia · Santa Clara, CA
Principal Software Engineer, Rack-Scale System Software - CSP Engagements
Nvidia · Santa Clara, CA
Principal Software Engineer, E2E Performance and Goodput - CSP Engagements
Nvidia · Santa Clara, CA
Principal Software Engineer
Palo Alto Networks · Santa Clara, CA
Graphics Cache Hierarchy Design Verification Engineer
Apple · Santa Clara, CA
Principal Software Engineer, Mapping - Autonomous Vehicles
Nvidia · Santa Clara, CA
Senior Software Engineer, Mapping - Autonomous Vehicles
Nvidia · Santa Clara, CA
Senior Staff Software Engineer - AI Applications and Platform Foundations
Nvidia · Santa Clara, CA
Senior AI Solutions Architect - Industrial Engineering
Nvidia · Santa Clara, CA
SRAM Circuit Design Engineer
Apple · Santa Clara
Interconnect Design Engineer
Sifive · Santa Clara, CA
Staff AI Engineer - Conversational & Agentic AI
Servicenow · Santa Clara, CA
$176K–$308K/yr
Senior Financial Analyst - Software Engineering
Nvidia · Santa Clara, CA
Explore more system speed and reliability co design engineer roles
Tired of scrolling job boards?
Hiro scores every system speed and reliability co design engineer role against your profile so you only see the ones that actually fit. Free to start.