Principal Physical Design/Implementation Engineer

Requirements

• Domain Expertise of SoC architecture, processor cores, memory, PCIE/CXL highly preferred
• Ethernet, Security and peripheral interfaces through hands on prior experience preferred
• Experience with Large and complex design synthesis, Floor planning, Place and Route, Clock tree and Timing closure of large Subsystems
• Extensive experience in Verilog and Static Quality checks of the implemented RTL
• Experience with Memory generation highly preferred
• Experience with leading foundries and latest process nodes 2nm, 3nm, 5nm etc preferred
• Hands on experience in interpretive language such as Perl/Python
• Proven track record of delivering production-quality designs on aggressive development schedules
• Good communication skills and self-discipline contributing in a team environment
• Expected Base Pay Range (USD)
• 158,600 - 237,600, $ per annum
• The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
• Additional Compensation and Benefit Elements
• All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation,

Benefits

Additional Information

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Custom Compute and Storage (CCS) Business Unit closely collaborates with strategic customers in the development of advanced and highly complex SoCs, from architecture and design all the way through layout, packaging, prototype validation and production ramp up. The SubSystem Physical Implementation Center of Excellence (CoE) team is key part of this group, with global ownership and responsibility for delivering reference Floor Plan for the Sub Systems to the SOC customers. As part of the Implementation CoE team, you will drive the SubSystem Implementation/Back End strategy and PD execution for a high-quality SS design delivery to SOC customers. What You Can Expect This position is for either our Santa Clara or Irvine locations. Being on site full-time is required. Relocation will provided. Architect and lead the development of next-generation physical design methodologies and automation flows for Complex SubSystems Provide deep technical leadership in RTL-to-GDSII implementation, including synthesis, floor planning, place and route, clock tree synthesis, and timing closure Hands on work on complex Subsystem hardening Working with Senior and Junior engineers to deliver reference floorplan, fully synthesized, timing closed Sub System partitions to SOC team Work with DFT team and SOC team for DFT insertion and closing timing at SOC level Work with RTL team to close timing, ECOs, Bug fixes etc Serve as a key technical advisor across multiple projects, influencing design decisions and resolving complex implementation challenges Collaborate with global cross-functional teams, including RTL, verification, and CAD, to ensure cohesive and optimized design execution. Mentor and coach senior and junior engineers, fostering technical growth and promoting best practices across the organization Evaluate and drive adoption of emerging EDA tools and technologies in partnership with internal CAD and external vendors Represent the physical design team in strategic technical discussions with internal and external stakeholders, contributing to roadmap planning and methodology evolution

Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at Marvell? Share your experience