ASIC Physical Design Principal Engineer

Responsibilities

• RTL-to-GDSII implementation, including Logic Synthesis, Hierarchical Floorplanning, Place and Route, Static Timing Analysis, Power Integrity, and Equivalence checks with a focus on Power, Performance and Die-Size Optimization.
• Analyze existing tool flows and methodologies, identifying efficiency gaps and implementing incremental or transformative enhancements.
• Work closely with RTL, DFT, Implementation, EDA vendors, and tool/flow teams to enable best-in-class design methodology.
• Guide Clock Tree Synthesis (CTS) strategies and provide actionable feedback to the implementation teams.
• Execute STA setup, convergence methodologies, and sign-off processes across multi-mode, multi-corner scenarios.
• Complete Functional and Timing ECO implementation using industry-standard flows and contribute to automation for STA methodology.
• Evaluate multiple timing methodologies/tools across different technologies and design types.

Requirements

• Bachelor's degree in Engineering and 15+ years of ASIC related experience, Master's degree in Engineering and 12+ years of ASIC related experience, or PhD in Engineering and 7+ years of ASIC related experience.
• Experience developing and driving methodologies in the area of Power Optimization and Analysis.
• Experience with RTL2GDSII flow and design tapeouts in 7nm/5nm/3nm or below process technologies.
• Experience working with EDA tools like Innovus, Primetime/Tempus, Redhawk/Voltus and Calibre.
• Experience with hierarchical design, timing closure, physical convergence, and power integrity analysis.
• Experience with static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions.
• Experience in Fullchip floor-planning and power grid planning.
• Experience with custom clock (H-Tree or Mesh) at chip level.
• Experience with Python, TCL, or Perl programming.
• Why Cisco?
• We are Cisco, and our power starts with you.
• Message to applicants applying to work in the U.S. and/or Canada:
• The starting salary range posted for this position is $231,400.00 to $331,800.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
• U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:
• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
• 1 pa

Benefits

Additional Information

The application window is expected to close on: 08/01/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . Meet the Team The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco's core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms-like Silicon One-are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development-from design to qualification to production-is within our team, we're able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at Cisco? Share your experience