Senior Principal Engineer -RTL
ExternalPrepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Requirements
- Bachelor's degree in Computer Science, Electrical Engineering or related fields and
- 20+ years of related professional experience.
- Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 18+ years of experience.
- Experience in creating architectural, micro-architectural, and register
- specifications.
- Verilog/System Verilog RTL coding with System Verilog assertions
- Well-versed in all stages of the ASIC design flow (including specification,
- architecture and design implementation, prototype bring-up)
- Has worked on complex chips such as network processors, CPUs, GPUs, NOCs,
- Switches, Machine Learning SoCs etc. owning subsystem and block level
- architecture and design
- Strong experience with peripheral interface IPs and protocols including I3C, I2C,
- SPI/QSPI, UART, GPIO, and USB standards.
- Experience with third-party IP integration from vendors such as Synopsys, Cadence and ARM, including customization and subsystem integration
- Experience with interconnect fabrics such as Arm and Arteris fabrics, AXI/APB
- protocols, and NoC architecture
- Experience with scripting in Perl/Python/Shell and extensive usage of AI agents and tools.
- Additional Compensation and Benefit Elements
- All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
- Interview Integrity
- To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
- This position may require access to technology and/or software subject to U.S. export control laws and regu
Additional Information
About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. The Custom and Compute Solutions Business Unit closely collaborates with strategic customers in the development of advanced and highly complex SoCs, from architecture and design all the way through layout, packaging, prototype validation and production ramp up. What You Can Expect Work as Sub-system Architect on the end-to-end subsystem architecture optimized for reuse across product lines and ease of integration. - Own the future roadmap and execution of the subsystem, standards adoption, and architectural trade-offs. - Define and drive KPI's (performance, power, security, scalability, compliance) and make technical trade-offs to meet quality. - Work with third party vendors (Synopsys, ARM) to define customization, requirements and IP roadmap. - Own and partner on the definition and delivery of subsystem collateral: o Architecture specs and PRDs o Integration guides and reference designs o Performance models, benchmarks, and limits o Verification strategy at subsystem level - Work with the verification team on reviewing the verification test plans, verification methodologies, full-chip simulation and emulation, performance and power analysis and debug. - Work closely with SoC Chief Engineers, Product Architecture, PD, DFT, FW/SW, and System teams. - Provide mentorship to the more junior team members.
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at Marvell? Share your experience