Physical Design Methodology and Automation Engineer - College Graduate

Requirements

• Basic understanding of Place and Route concepts and FPGA or ASIC design flows.
• Familiarity with EDA tools, such as Synopsys Fusion Compiler or Cadence Innovus, through coursework, projects, or initial work experience.
• Programming experience in one or more languages (such as Python, Tcl, or C/C++) and a willingness to continue developing coding skills.
• Strong willingness to learn, good problem‑solving skills, and the ability to work in a team environment.
• Job Type:
• Regular
• Shift:
• Shift 1 (Malaysia)
• Primary Location:
• Penang 15, Penang, Malaysia
• Additional Locations:
• Posting Statement:

Additional Information

Job Details: Job Description: The candidate will support Place and Route tools, flows, and methodologies used in FPGA silicon design development. Assist in developing and improving Place and Route flows and tools under the guidance of senior engineers. Help maintain existing design flow tools and provide basic end‑user support, including troubleshooting common issues and running regression prior to releasing to production. Collaborate with engineers across multiple geographic locations as part of a global team.

Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at altera? Share your experience