E-core CPU Layout Design Engineer
ExternalPrepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Requirements
- Candidate must possess a Bachelor's or Master's degree in Electronic/Microelectronic Engineering, Computer Engineering, or a related engineering discipline.
- 10+ years of experience in layout design.
- Proficient Programming skills (UNIX shell script, Tcl, Perl)
- Job Type:
- Experienced Hire
- Shift:
- Shift 1 (Malaysia)
- Primary Location:
- Malaysia, Penang
- Additional Locations:
- Business group:
- Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.
- Posting Statement:
- Position of Trust
- N/A
- Work Model for this Role
- This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
- *
Additional Information
Job Details: Job Description: As an E-Core (Atom) CPU Layout Design Engineer, you will be part of a highly skilled team responsible for the design of future generation, high-performance Intel Atom microprocessors. In this role, you will drive the physical implementation of a variety of memory compilers and RF custom IP blocks that directly support Intel's CPU products. You will work in a dynamic environment where design challenges are complex, assignments are broadly defined, and solutions often require creativity, deep technical knowledge, and strong problem-solving skills. Your responsibilities will include, but will not be limited to: - Hands on experience with layouts of memory building blocks like control, sense amplifiers, I/O Blocks, bit cell array and decoders etc. in compiler context - Actively bridges the gap between circuit engineering, design automation and mask design. The layout work required encompasses transistor/device and cell level planning, layout, assembly and routing. - Expected to be productive and proficient in all aspects of layout - this includes Computer Aided Design (CAD) tool utilization (layout editing/verification/Design for Manufacturing (DFM)/quality), productivity macro usage, and solid understanding of all related methodologies and workflow models. - Expected to provide engineering judgment to key decision making and design trade-offs. Examples include IR drop analysis and resolution, Reliability Verification (RV. Electromigration and Self Heat) analysis and resolution, ECO assessment for feasibility, effort, risk, schedule analysis. - Drive methodology definition and refinement for memory compilers. This entails working in conjunction with the Design Automation (DA) teams closely, and senior/principal design engineers to perform problem exploration, feasibility studies, analyze options, and establish and implement recommendations. - Independently assess and plan complex layout assignments and derive a realistic schedule to execute to and deliver on time. In addition to the qualifications below the ideal candidate will also have the following: -Excellent verbal and written communication skills. -Excellent interpersonal skills. -Prioritization and multitasking skills. -Good analytical and problem-solving skills
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at Intel? Share your experience