ISP RTL Design Engineer
External
Omnivision Technologies Singapore · Perennial Business City, SingaporeS$60K–S$96K/yrFull-timeUnknown2d ago
LessVerilog
Prepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Responsibilities
- Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
- Verify Logic at ISP level and Digital System level
- Optimize Design for less gate count and low power consumption
- Drive ISP Design activities in close collaboration with ISP Algorithm Team
Requirements
- Minimum MSEE, or BSEE, or related/equivalent discipline
- Experience / knowledge in RTL, C/C++ programming and verification
- Strong debugging and problem-solving skills
- Good communication and interpersonal skills
- Results-oriented and adaptable to changes
- C++/SystemC knowledge with High Level Synthesis experience is a plus.
- Experience / knowledge in CMOS Image Sensor is a plus
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD.? Share your experience