Design Verification Manager
ExternalPrepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Requirements
- Strong knowledge of SoC design principles, including IP block integration and system-level verification
- Experience with test plan development, execution, and analysis
- Familiarity with EDA tools and development flows for ASIC verification
- Highly disciplined, quality-minded, and highly driven for excellence.
- Excellent team leader and good communication skills.
- Strong expertise in UVM verification methodology.
- Experience in C and/or a scripting language such as python or perl.
- MSEE/BSEE in Electrical Engineering or Computer Engineering, with at least 10 years of relevant experience.
- Experience in RTL design is a plus.
- Experience in video processing and video analytics is a plus.
- Passionate and strong in general programming is a plus.
Additional Information
As a Design Verification Manager, you are expected to carry out the following responsibilities. Be in-charge of a passionate verification team that is constantly pushing the limits Developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. Conduct thorough test plan reviews systematically and execute the plan on-time with high quality. Achieve zero-defect, with the best and smartest approach to the large verification space.
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD.? Share your experience