Design Verification Engineer
ExternalPrepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Responsibilities
- End-to-End Verification: Lead and execute comprehensive verification strategies at both the block and system levels.
- Methodology Architecture: Define, deploy, and enhance advanced ASIC design verification flows and DV methodologies.
- Environment Development: Build robust, scalable, object-oriented verification environments and testbenches.
- Debug & Analysis: Independently debug complex design and verification issues; analyze and resolve intricate verification trade-off scenarios.
- Cross-Functional Collaboration: Partner closely with design and verification teams to ensure alignment on coverage, timelines, and architectural goals.
- Required Qualifications
- Education: Bachelor's Degree in Electrical and Electronic Engineering, Computer Science, or a related field.
- Experience: 12+ years of relevant industry experience in ASIC design verification (preferred).
- Methodologies: Deep fluency in RTL verification methodologies, including SystemVerilog .
- Frameworks & Languages: Strong working knowledge of object-oriented verification languages UVM , C/C++ , and scripting languages ( Perl, Python, or Tcl ).
- Advanced Nodes: Experience working with advanced process node technologies (e.g., 5nm and below ) is highly desired.
- Soft Skills: Exceptional verbal and written communication skills; proven ability to thrive and lead in a collaborative team environment.
- Work Authorization: Must have legal authorization to work in the US.
- Preferred & Bonus Skills
- Experience with hardware design, hardware debugging, and SystemC or other programming languages.
- Hands-on experience with hardware emulation (e.g., Palladium, Zebu) and FPGA-based prototyping .
- Broad familiarity with overall chip design methodologies, EDA tools, and front-to-back silicon development lifecycles.
- Additional Job Description:
- Compensation and Benefits
- The annual base salary range for this position is $143,800 - $230,000 .
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Benefits
Additional Information
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Lead ASIC Design Verification Engineer We are seeking a highly experienced and visionary Lead/Principal ASIC Design Verification Engineer to drive the verification strategy for our next-generation silicon. In this role, you will oversee and execute both block-level and system-level verification, ensuring the architectural integrity of complex SoC designs. You will collaborate closely with cross-functional design and verification teams to resolve complex trade-offs and deliver high-quality silicon on advanced node technologies.
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at Broadcom? Share your experience