Skip to main content
Back to jobs

Director of SoC Design Verification

External
Marvell logoMarvell · San Diego, CA
Full-timeOn-site3w ago
Leadership
Cover LetterConnect

Prepare for this interview

Elite

AI-generated questions, company research, and talking points tailored to this role


Requirements

  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and 12+ years of related professional experience or Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 10+ years of experience.
  • Strong understanding of ASIC development process.
  • Proven ability to lead ASIC design verification teams.
  • Demonstrated track record of delivering high quality ASICs.
  • Good understanding of SoC architecture, processor cores, memory, and peripheral interfaces.
  • Excellent communication, interpersonal and presentation skills.
  • Strong cross-functional leadership skills.
  • Highly motivated, self-driven and curiosity to learn new technologies.
  • Expected Base Pay Range (USD)
  • 197,400 - 292,150, $ per annum
  • The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
  • Additional Compensation and Benefit Elements
  • All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
  • Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com .
  • Interview Integrity
  • To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
  • These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will

Benefits

Health insuranceEquity / stock options

Additional Information

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Join Marvell's Custom Compute Solutions Business Unit (CCSBU) as we establish our design presence in San Diego's thriving semiconductor ecosystem. This team will be responsible for delivering high‑quality customer silicon for advanced AI, XPU, and XPU‑Attach programs. By partnering closely with customers and internal stakeholders, the design center will enable Marvell's most strategic and financially significant custom SoC initiatives, delivering differentiated solutions that reinforce Marvell's position as a trusted partner for next‑generation compute platforms. This is a rare foundational leadership opportunity - you'll shape design strategy from the ground up and build a world-class team as part of our strategic expansion into Southern California. You're not joining an established local team - you're building one. You'll hire the engineers, define the culture, establish the methodology, and shape the technical DNA of Marvell's San Diego design verification organization. What You Can Expect Lead DV, emulation and post silicon validation execution with zero defect mindset. Define DV, emulation and post silicon validation scope. Define execution timelines working closely with stakeholders. Set goals, monitor, and take steps to keep the execution on track. Define DV methodology and verification strategies. Drive definition and implementation of DV TB architectures. Collaborate with Architecture, Design, DFT, PD, FW and system teams for successful product execution. Lead tool evaluation and selection. Drive continuous productivity improvements through incremental and forklift changes. Monitoring industry DV trends and adapting to key trends. Hire, build and retain high performance engineering team. Address continuous training and development needs of the team.


Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at Marvell? Share your experience

Interested in this role?

Apply on the company's website.

Cover LetterConnect