Skip to main content
Back to jobs

Physical Design Engineer

External
openai logoOpenai · San Francisco
Full-timeOn-site6mo ago
CompliancePython
Cover LetterConnect

Prepare for this interview

Elite

AI-generated questions, company research, and talking points tailored to this role


About the role

OpenAI's Hardware team designs the custom silicon that powers the world's most advanced AI systems. From system-level architecture to custom circuit implementations, we partner closely with model and infrastructure teams to deliver performance, power, and efficiency breakthroughs across all layers of the stack. We are seeking a highly skilled Physical Design Engineer with deep expertise in physical design and methodology. This individual contributor role sits within our physical design team and is central to delivering power, performance, and area (PPA) optimized datapath and interconnect solutions for next-generation AI accelerators. You'll work closely with RTL designers to define and execute on physical design strategies. You will develop tools, flows and methodologies to increase team productivity. Your work will directly impact silicon's performance and cost efficiency, as well as the team's execution velocity and quality. In this role, you will: Develop, build and own tools, flows and methodologies for physical implementation Own physical implementation of floorplan blocks from floorplanning to final signoff Collaborate with RTL designers to drive optimal block implementation solutions Analyze and optimize design for timing, power, and area trade-offs, working in collaboration with EDA vendors and ASIC partners

Requirements

  • BS w/ 4+ or MS with 2+ years or PhD with 0-1 year(s) of relevant industry experience in physical design and methodology development
  • Demonstrated success in taping out complex silicon designs
  • Hands-on experience with block physical implementation and PPA convergence
  • Strong coding experience with python, bazel, TCL
  • Strong experience building physical design tools, flows and methodologies
  • Strong understanding of microarchitecture, RTL design, physical design, circuit design, physical verification and timing closure.
  • Deep familiarity with industry-standard tools and flows for physical synthesis, PNR, LEC and power estimation
  • Bonus:
  • Experience with AI or HPC-focused chips
  • Experience with optimizing PPA for high performance compute cores
  • Hands-on experience with top-level design methodologies
  • To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.
  • About OpenAI
  • We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.
  • For additional information, please see OpenAI's Affirmative Action and Equal Employment Opportunity Policy Statement .
  • To notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form . No response will be provided to inquiries unrelated to job posting compliance.
  • We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link .
  • OpenAI Global Applicant Privacy Policy
  • At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

Benefits

Performance bonus

Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at openai? Share your experience

Interested in this role?

Apply on the company's website.

Cover LetterConnect