Sr/ IC Design Engineer (Design Verification)
External
Ethos Tech One · SingaporeS$60K–S$120K/yrFull-timeUnknown1w ago
VerilogVHDL
Prepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Requirements
- Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering with min 1 year of experience
- Hands-on experience in Silicon/ IP verification using SystemVerilog/ UVM
- Strong understanding of verification process from test plan to coverage completion
- Strong communication and Analytical skills
- Understanding of HDL (Verilog, VHDL)
- Experience in using leading EDA software tools like Cadence/ Synopsys
Additional Information
Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs with remote designers
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at ETHOS TECH ONE PTE. LTD.? Share your experience