ASIC Design Engineer, Senior

Responsibilities

• Support end-to-end design and implementation of custom VLSI test chips.
• Develop Python scripts to automate schematic capture, layout tasks, and EDA flows.
• Complete top-level chip layout and perform physical verification.
• Perform pre-silicon verification, including RTL simulation and functional checks.
• Coordinate with EDA tool vendors and test engineering teams to optimize workflows and resolve issues.
• Contribute to RTL and analog block design and verification to ensure proper integration.

Requirements

• B.S. with 8+ years or M.S. with 5+ years in related industry roles.
• Proficiency in Python, with practical experience applying it to EDA tool flows and automation.
• Bachelor's degree or equivalent in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
• Familiarity with scientific Python libraries (numpy, pandas, matplotlib) is desirable.
• Experience with RTL design and verification methodologies.
• Understanding of analog circuit design and layout considerations is a plus.
• Strong verbal and written communication skills for cross-team collaboration.
• This position is based in Austin, TX .
• Subsidiary
• TOKYO ELECTRON AMERICA, INC.

Additional Information

Let's search for your next career at TEL. Use the form below to search our current opportunities and then apply. Please consider joining our Talent Community so that we may continue to engage with you. Job Description Tokyo Electron America, Inc. is seeking a ASIC Design Engineer, Senior to support the design, layout, and verification of VLSI test chips, using Python to automate EDA workflows and collaborating with cross-functional teams on custom ASIC projects.

Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at tel? Share your experience