Skip to main content
Back to jobs

Senior Digital Verification Engineer

External
SILICON LABORATORIES INTERNATIONAL PTE. LTD. logoSilicon Laboratories · 18 Tai Seng, Singapore
S$84K–S$120K/yrFull-timeUnknownToday
Embedded SystemsIoTPerlPythonRegression Analysis
Cover LetterConnect

Prepare for this interview

Elite

AI-generated questions, company research, and talking points tailored to this role


About the role

The IoT Digital Design team is a state-of-art IC design team focused on producing world class Wireless MCU SoCs. The architecture specification, design, verification, emulation, and implementation of the Wireless MCU SoCs is the responsibility of the IoT Digital team. These SoCs include an embedded CPU system with analog and digital peripherals, advanced security, advanced power management, and best in class radios to support a wide range of wireless IoT applications and standards. We strive to provide best in class technology solutions through innovation in custom RISC-V Cores and AI/ML components.

Responsibilities

  • Develop and execute verification plans for SoC/IP blocks and mixed-signal designs.
  • Build and maintain SystemVerilog/UVM-based testbenches.
  • Create directed and constrained-random test cases.
  • Drive functional coverage closure, assertions, and regression analysis.
  • Debug RTL and verification failures across simulation/emulation environments.
  • Collaborate closely with:
  • RTL designers
  • architecture teams
  • firmware/software teams
  • validation engineers
  • Improve verification methodologies, automation, and CI flows.
  • Support pre-silicon and occasionally post-silicon debug activities.
  • Mentor junior engineers and contribute to verification strategy.
  • Qualifications/Skills you'll need:
  • BS/MS in Electrical or Computer Engineering
  • 5-10+ years of verification experience
  • Experience with:
  • Wireless SoCs
  • MCU subsystems
  • AMBA/AXI/APB protocols
  • embedded systems
  • low-power IoT silicon
  • Technical Knowledge and Skill Requirements
  • SystemVerilog
  • UVM/OVM
  • RTL and GLS simulation/debug
  • Functional coverage
  • Assertions (SVA)
  • Python/Perl/TCL scripting
  • SoC/IP verification
  • Low-power verification concepts
  • CDC/RDC verification
  • Mixed signal / AMS verification
  • Benefits & Perks:
  • Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.
  • Medical and dental insurance coverage including spouse and child(ren)
  • Bi yearly health screening and flu vaccination
  • Office location is above Tai Seng MRT station

Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at SILICON LABORATORIES INTERNATIONAL PTE. LTD.? Share your experience

Interested in this role?

Apply on the company's website.

Cover LetterConnect
Senior Digital Verification Engineer at Silicon Laboratories