STA Engineer
ExternalPrepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Responsibilities
- Working with design teams to understand and debug constraints, facilitate logic changes to improve timing
- Working with Physical Design and Logic Design teams, highlighting issues
- Help create timing ECO's for project tapeout
- We value the ability to create and maintain scripts and methodologies for analysis and runs
- Document and help with guidelines and specs
- Deep analysis of timing paths to identify key issues is critical
- Implement timing infrastructure
- Good communicator who can accurately describe issues and follow them through to completion. Your attention to detail will be instrumental to success.
Requirements
- 5-10 years of hands on experience in STA
- Familiar with timing of large high-performance SoC designs in sub-micron technologies
- Understand timing margin fundamentals from synthesis to sign off
- Be proficient in STA and standards for timing closure, and have a deep understanding of noise, cross-talk, and OCV effects, among others
- Have familiarity with circuit modeling, including SPICE models and worst-case corner selection
- Have strong programming skills with Perl, TCL
- Proficient in timing flows using industry standard tools
- Experience with STA on large, complex designs and Multi-Scenario Timing Closure is highly beneficial, and familiarity with ECO techniques and implementation.
- Education & Experience
- MSEE or equivalent is required
- 10+ years relevant industry experience
- Additional Job Description:
- Compensation and Benefits
- The annual base salary range for this position is $129,400 - $207,000 .
- If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Benefits
Additional Information
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom's ASIC Products Division (APD) in Fort Collins, Colorado, is looking for an experienced STA Engineer. As part of APD, you'll help design and manufacture next-generation, high-performance, power-efficient ASICs. In this role, you will be responsible for all aspects of timing closure, including working with designers for timing changes, helping construct/modify flows, timing analysis and timing closure.
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at Broadcom? Share your experience