Digital Mixed Signal (DMS) Design Verification Engineer
ExternalPrepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
About the role
Key member of design verification team, which has both DMS and digital DV engineers . T he candidate will be responsible for completing modeling & verification of large integrated products . The candidate is also encouraged to participate in cross company technical initiatives as well as patent and publish work where possible .
Responsibilities
- Come up with verification strategy for a product after going through product requirements and design specifications .
- Create models for analog /mixed-signal blocks for chip-top verification, tradeoff accuracy v s . speed. Validate models against actual design ( self-checking tests) .
- Create verification plan s , build verification environment , develop self-checking testcases . Bring up chip top m ixed-signal verification environments (DMS DV) .
- Deploy industry standard SV/ UVM based metric driven verification approach .
- Collaborate and work closely with team members from various disciplines (system architects, digital design, analog design, digital DV , DFT etc. ) for first pass silicon .
- S upport test and characterization teams in post-silicon validation .
- Collaborate with CAD team to deploy next generation innovative design verification methodologies to reduce overall TTM .
- Skill Set [ Experience of following is desired , not all but most of them ]
- Modelling of analog blocks
- SV-RNM
- Familiarity with A nalog/ M ixed- S ignal /RF design architectures and debug experience with schematic capture tools such as Cadence Virtuoso and waveform viewers such as Cadence Simvision .
- Experience and debug with digital simulators such as Cadence Xcelium /Synopsys VCS .
- Experience with SV/ UVM ( a gent creation, env building, s core-boarding, RAL etc.) .
- Tracking of verification metrics ( Vplan & Coverage) and regression management , Metric Driven Verification (MDV) framework using tools such as Cadence vManager .
- Experience with languages/tools/ software relating to product development is an added advantage.
- C
- Automation with scripting languages: Python/Perl/ Shell etc .
- Job Req Type: Experienced
- Required Travel: Yes, 10% of the time
- Shift Type: 1st Shift/Days
Requirements
- B.Tech / M.Tech with 2 + years of industry experience in analog/mixed signal behavioral modeling at various levels of abstraction and full chip verification using these behavioral models & digital RTL/ PA/ Gates .
- Hands on e xperience in developing verification plan , verification environments and verification/ debug of complex mixed signal products at block & chip-top level s .
- Exceptional interpersonal and communication skills, collaborate with multiple team s spread across the globe to get the work done .
Benefits
Additional Information
About Analog Devices Analog Devices, Inc. (NASDAQ: ADI ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X . Analog Devices is seeking a D igital Mixed Signal (DMS) Design Verification Engineer who will be responsible for design verification of highly integrated solutions and products in a multifunctional team. You will be working on driving real revenue growth on the next generation of Intelligence at the Edge products across multiple products and business units.
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at Analog Devices? Share your experience