Skip to main content
Back to jobs

Design Verification Engineer - Internal IP

External
etched logoEtched · Austin
$150K–$275K/yrFull-timeOn-site2mo ago
PerlPythonTransformers
Cover LetterConnect

Prepare for this interview

Elite

AI-generated questions, company research, and talking points tailored to this role


Responsibilities

  • Develop and maintain UVM/SystemVerilog testbenches for high-performance IPs (compute arrays, DMAs, NoCs, memory subsystems).
  • Define and execute verification plans covering functional correctness, corner cases, concurrency, and performance bottlenecks.
  • Debug complex datapath and protocol issues in RTL and testbench environments.
  • Work closely with architects and designers to validate functionality and design intent.
  • Partner with SW, FW, and emulation teams to ensure end-to-end bring-up and debug coverage.
  • Contribute to reusable DV infrastructure, coverage models, and methodology improvements.
  • You may be a good fit if you have
  • Proficiency with UVM and SystemVerilog.
  • Strong debugging and problem-solving skills for complex digital designs.
  • Solid knowledge of computer architecture and digital design fundamentals.
  • Hands-on experience verifying datapaths, memory systems, interconnects, or high-throughput fabrics.
  • Strong candidates may also have experience with
  • Familiarity with SystemVerilog Assertions (SVA) and formal verification techniques.
  • Experience verifying systolic arrays, DMA engines, or NoC/AXI protocols.
  • Scripting skills (Python/Perl/TCL or similar) for automation, debug and regression flows.

Benefits

Medical, dental, and vision packages with generous premium coverage$500 per month credit for waiving medical benefitsVarious wellness benefits covering fitness, mental health, and moreDaily lunch + dinner in our officeUnlimited compute budget subject to ROI justificationHow we're differentWe have a growing presence in Austin and a core team in San Jose (Santana Row), and we greatly value engineering skills. We do not have strict boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.Health insuranceDental insuranceVision insurance

Additional Information

About Etched Etched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history. Job Summary We are seeking a Design Verification Engineer to join our Internal IP DV team. You will ensure the custom IPs powering Sohu - including systolic arrays, DMA engines, and NoCs - are robust, high-performance, and silicon-ready. This role demands creativity, deep technical ability, and the drive to tackle complex verification challenges. You will collaborate with architects, RTL designers, and SW/FW/emulation teams to validate correctness and performance across the full hardware-software stack.


Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at etched? Share your experience

Interested in this role?

Apply on the company's website.

Cover LetterConnect