Skip to main content
Back to jobs

Lead Design Engineer

External
Cadence logoCadence · Shanghai, China
Full-timeOn-site6d ago
Verilog
Cover LetterConnect

Prepare for this interview

Elite

AI-generated questions, company research, and talking points tailored to this role


About the role

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Position Description: Deliver/implement DDR/HBM IP. The engineer should be able to act as a strong team member and contributor. Exercise judgment within generally defined practices and policies. Specific duties include: Proficiency in logic design, simulation Proficiency in Verilog and its simulation environment Good knowledge of IC design At least seven year experience working on digital IC development projects, excellent communication skills and the uncanny ability to both lead and contribute in a cooperative team environment. Position Requirements: Essential Qualifications: Must have BS degree with 6~10+ years of applicable experience, MS degree with 3~7+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics. Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English. Will have demonstrated successful completion of 10+ design projects as an individual contributor Familiar with JEDEC-DDR/HBM, DFI and AMBA protocols and have DDR project design experience We're doing work that matters. Help us solve what others can't.


Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at Cadence? Share your experience

Interested in this role?

Apply on the company's website.

Cover LetterConnect