Senior Design Engineer
External$162K–$219K/yrFull-timeOn-site1w ago
Verilog
Prepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
About the role
Design and integrate SoC subsystems (PCIe, DDR/LPDDR, HBM, UCIe, Ethernet); author micro-architecture specs; develop RTL in Verilog; perform static checks (CDC, RDC, X-Propagation, linting); collaborate with verification, performance analysis, and backend teams for floorplanning and timing closure; improve design methodologies and mentor team members while supporting project management.
Your Match
How well this role fits your profile.
Company Intel
What employees say
Worked at Arm? Share your experience