Skip to main content
Back to jobs

Analog Circuit Design - IO Design Engineer

External
Samsung logoSamsung · Ssir, India
Full-timeOn-siteToday
Cover LetterConnect

Prepare for this interview

Elite

AI-generated questions, company research, and talking points tailored to this role


Requirements

  • Experience - 7 to 13 Years of experience
  • B.Tech/B.E/M.Tech/M.E
  • Disclaimer
  • Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here .

Benefits

Vision insurance

Additional Information

Position Summary About Samsung Semiconductor India Research (SSIR) With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more. As one of the largest R&D centres outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products. Role and Responsibilities Roles and Responsibilities 1) Proficient in GPIO cells like TX, RX & Serial Interface logics. 2) Sound knowledge on Analog basic blocks design like comparators, schmitt triggers, filters & Opamps. 3) At least 2 or 3-Projects tape out experience is required preferably in GPIO platforms. 4) Strong knowledge on High voltage designs(LVCMOS33, LVCMOS25 & LVCMOS18 serial interfaces) with stacked driver(2-stack or 3-stack)architecture implementation. 5) Design knowledge on Power clamp, Ground clamp cell developments. 6) Expected experience range : 7 to 13 years.


Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at Samsung? Share your experience

Interested in this role?

Apply on the company's website.

Cover LetterConnect