Skip to main content
Back to jobs

Senior Emulation Engineer

External
Marvell logoMarvell · Santa Clara, CA
Full-timeOn-site1d ago
LinuxPerlPythonVerilog
Cover LetterConnect

Prepare for this interview

Elite

AI-generated questions, company research, and talking points tailored to this role


Requirements

  • BS Computer Engineering, Electrical Engineering, or Computer Science with 10+ years of verification and firmware and software development experience (or MS/PhD with 5+ years experience).
  • Extensive knowledge of emulation platform offerings from leading vendors such as Synopsys, Cadence, and Siemens, with deep experience in building complex SoC emulation models.
  • Hands-on experience developing emulation models using platforms from Synopsys, Cadence, and Siemens is required.
  • Proficient in bringing up emulation models, including reset sequence execution and firmware bring-up.
  • Strong working knowledge in one or more of the following areas: processor architecture, SoC components, interconnect buses, I/O protocols (PCIe, CXL, Ethernet), and memory interface technologies (DDR, HBM).
  • Skilled in scripting languages such as Perl, Python, Tcl, and UNIX Shell.
  • Proven ability to define emulation strategy and platform requirements, develop emulation test plans, and drive verification execution for large-scale products on platforms such as Veloce, ZeBu, and Palladium.
  • Experience with System Verilog, UVM.
  • Experience with writing a detailed test plan
  • Good understanding of Linux O.S.
  • Understanding of networking protocols, a plus.
  • Other Skills:
  • Diligent, detail-oriented, and willing to take initiative and handle assignments with minimal supervision.
  • Requires the ability to accept and work with differing opinions.
  • Cannot be a close-minded developer.
  • Must be able to learn on the fly and work in a fast-paced environment.
  • Expected Base Pay Range (USD)
  • 158,600 - 237,600, $ per annum
  • The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
  • Additional Compensation and Benefit Elements
  • All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
  • Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com .
  • Interview Integrity
  • To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like Chat

Benefits

Health insuranceVision insuranceEquity / stock options

Additional Information

About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact As part of the Design Verification Team at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers' specifications whether they're a major telecom organization or automotive company, etc. What You Can Expect In this role, you will develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers and contribute to the methodology behind such development. Activities may include: - Writing a verification test plan using random techniques and coverage analysis and working with designers to ensure it is complete. - Developing tests and tuning the environment to achieve coverage goals. Debugging failures and working with designers to resolve issues. - Verifying boot code and architecting, developing, and maintaining tools to streamline the design of state-of-the-art multi-core SoCs. - Transforming the requirements from the engineering teams into software tools that are both easy to use and scalable within a highly parallel compute environment. - Unit and regression testing of software tools.


Your Match

How well this role fits your profile.

Company Intel

What employees say

Worked at Marvell? Share your experience

Interested in this role?

Apply on the company's website.

Cover LetterConnect