Experience in architecting modern verification environment and test benches
Deep understanding and knowledge of industry standard verification methodologies and tools
Hands on and In-depth knowledge in UVM, System Verilog, RTL design and verification
Proven expertise in defining block and sub-system level test plans, creating reusable test benches, and driving verification closure
Hands on experience in CDC check, formal verification, functional coverage, gate level debug and emulation tools
Very strong debugging and problem-solving skills, proven track record of resolving complex issues under schedule pressure
Familiar with SerDes systems, knowledge of SerDes architecture, protocols, and experiences with SerDes bring up
Experience and knowledge of processor microarchitectures and bus protocols
Experience in creating and managing automated verification environment would be a plus
Excellent communication skills, team player
Education/Experience:
Bachelor in Electrical Engineering, Computer Science or related degree and 12+ years of proven experience in SoC/ASIC verification or Master's Degree in Electrical Engineering, Computer Science or related degree and 10+ years of proven experience in SoC/ASIC verification
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $141,300 - $226,000.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Benefits
Dental insuranceVision insurance401(k)Paid time offEquity / stock optionsPerformance bonus
Additional Information
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
You will be joining Broadcom's custom silicon division, working on IPs for ASIC products such as custom AI chips. This position is responsible for IP and subsystem verification, including SerDes and processor subsystem among many other IPs.
Broadcom · Usa-ca San Jose Innovation Drive