Circuit Design : Design and implement protection circuits for ESD across a diverse range of IC devices, including high-voltage (HV) structures and general purpose IOs.
Rule Development : Establish and refine ESD and LUP rules for new process nodes, focusing on high-voltage test structures and silicon validation.
Customer Consultation : Review customer specifications to determine optimal protection strategies and provide technical guidance to internal design teams and external partners.
Verification & Simulation : Direct and perform test procedures in the lab to verify that protection schemes meet performance targets.
Failure Analysis : Lead the debugging and resolution of testing failures identified during production qualification or from field returns.
Cross-Functional Collaboration : Coordinate with CAD/Software teams to integrate ESD/LUP flows into standardized design environments.
Required Qualifications
Technical Expertise : Strong fundamental understanding of device physics and semiconductor reliability.
Industry Experience : Proven experience in hardware engineering, M.S. in engineering or related field and at least 10 years work experience.
Tools Proficiency : Experience with industry-standard EDA tools for verification (e.g., Calibre PERC, Ansys PathFinder).
Communication Skills : Excellent ability to communicate complex technical trade-offs to middle management and customers.
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $127,100 - $203,400.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Benefits
Dental insuranceVision insurance401(k)Paid time offEquity / stock optionsPerformance bonus
Additional Information
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Role Overview: We are seeking a senior-level engineer to lead Electro-Static Discharge (ESD) and Latch-Up (LUP) Prevention development for complex integrated circuits on advanced process nodes. This role requires a deep understanding of device physics and the ability to develop robust protection strategies for high-voltage and high-speed applications.
Broadcom · Usa-az-chandler-north Juniper Drive