Senior Layout Engineer (M/F/D)
ExternalPrepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Prepare for this interview
EliteAI-generated questions, company research, and talking points tailored to this role
Welcome! Our Growth is Creating Great Opportunities! Our team is expanding, and we want to hire the most talented people we can. Continued success depends on it! Once you've had a chance to explore our current open positions, apply to the ones you feel suit you best and keep track of both your progress in the selection process, and new postings that might interest you! Thanks for your interest in working on our team! At Adtran , we are helping shape the future of communications through innovative semiconductor and optical networking technologies. Our teams develop high-performance solutions that enable faster, more efficient, and more scalable networks for data center, telecom, and cloud infrastructure applications. We are looking for a talented Senior Layout Engineer (M/F/D) to join our IC design team and contribute to the development of next-generation optical transceiver solutions . In this role, you will work alongside circuit and system designers to deliver high-quality physical layout for advanced SiGe BiCMOS and CMOS integrated circuits used in optical communication products. This is an excellent opportunity for an engineer who enjoys hands-on technical work, thrives in a collaborative environment, and is excited to contribute to cutting-edge high-speed analog and mixed-signal designs. Principle duties and essential functions Develop full-custom layout for high-speed analog and mixed-signal IC blocks in SiGe BiCMOS and CMOS technologies Support the implementation of layouts for optical transceiver building blocks , including transmit, receive, bias, clocking, and other supporting circuits Work closely with circuit designers to optimize layout for performance, matching, parasitics, area, and manufacturability Perform and support physical verification, including DRC, LVS, ERC, and parasitic extraction Contribute to floorplanning, block integration, and layout quality improvement across the design flow Apply sound engineering judgment to ensure robust and reliable layout solutions for high-speed products Knowledge and experience required Master's degree in Electrical Engineering or a related field 2-3 years of IC layout experience Hands-on experience with full-custom layout in SiGe BiCMOS and CMOS Exposure to high-speed analog/mixed-signal design , ideally in optical transceiver or related communication applications Familiarity with layout considerations such as matching, symmetry, shielding, parasitic management, and reliability Experience with industry-standard CAD and physical verification tools Self-motivated, detail-oriented and able to work effectively both independently and as part of a cross-functional team Strong communication and problem-solving skills
How well this role fits your profile.
Worked at adtran? Share your experience